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r1.0 INTRODUCTION
This is the fourth quarterly report on contract NAS12-667, summarizing
the work accomplished from March i to May 31, 1969. The objective of this
contract is to conduct research and development on dielectrics leading to inte-
grated circuit applications. During this reporting period, study was conducted
on three areas, namely, (A) investigating the effect of post deposition heat
treatment on the interfacial properties of MAS (metal-Al 2 03 -Si) and MHOS
(metal-Al2 03 -SiO2 -Si) systems; (B) preparing IGFET testing devices using
composite films of Al2 03 -Si O2 as gate insulator; and (C) measuring and
evaluating the electrical properties of the IGFET devices.
Some difficulties were experienced during the course of device preparation,
because of critical control required in every step of preparation. In this report,
preliminary data on composite film Al 2 03 over SiO2 as gate insulator has proven
its merits in IGFET applications.
2.0 EFFECT OF POST DEPOSITION HEAT TREATMENT ON THE INTER-
FACIAL CHARGE DENSITY OF MAS AND MAOS SYSTEMS
For the purpose of understanding the interfacial charge density of MAS
and MAOS systems, two sets of samples, each consisting of N (100), N (111),
P (100) and P (111) silicon wafers, were annealed in nitrogen at 550 0C and
8000C for half an hour, respectively. These temperatures were chosen so that
no possible structural transformation of At 2 03 film from y to a phase would
occur during annealing. This structural transformation was noted to take plr.ce
at approximately 950 0C. 3 After annealing, samples were cooled in air. Metal-
Insulator-Si (MIS) capacitors were then made and C-V curves were plotted.
The flat band voltage, V FB , deduced from the C-V curve of the samples, before
and after annealing, are presented in Table I. In the same table, the voltage
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shift of the C-V curve clue to surface charge on:y, V
q
, and its change due to
* 
annealing, ^V are also presented.
^l
* By conventional definition, the flat band voltage, V FB , resulted from the
effective surface charge, Qeff' and tLe effect of the work function difference
between the metal and semiconductor, dMS ; i.e. ,
VFB - Qeff`Ci + 0 M
where Qeff Qox + Qss - effective surface charge
C i = capacitance of insulator
	
0MS	 work function difference between metal and semiconductor
Therefore
Qeff`Ci = V
q 
represents the voltage shift of the C-V curve due to the
effective surface charge.
Then:
FB - - V  + `MS
where 0. and V may be calculated from the measured V'
f, B value.q
V FB and change in V FB are commonly used to measure the surface charge
and the change in surface charge of the MIS structure. However, due to the
presence of 
"MS' the sign of V FB that is obtained directly from the C-V curve
does not necessarily represent the sign of the surface charge existing in the
insulator. To represent the surface charge in the insulator directly and
	
faithfully, V
q	 q
and the change in V were used in this report. The values of
V  presented in Table I were calculated from corresponding VFB I s by assuming
0 M = - 0.9 V for the P wafer and - 0.23V for the N wafer used in this
investigation. (Ref. 4)
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As noted in Table I, after 800 0C annealing, the change of V
q 
values in the MAOS
system appears larger than that in the MAS system where the change of surface
charge in the Al 2 O,1 films deposited on (100) wafers appears higher as compared
with that on the (111) wafers. Furthermore,  as result of 800 0C annealing, the
silicon surface of the MAS samples of (100) orientation tends to be more P-inverted.
However, annealing in N 2 caused an increase in the positive charge in the insulator
in the MAOS system which is different than the findings in the MOS (metal-SiO 2
-Si) system. 1,2 The reduction of the surface charge in the MOS system (or a
decrease of positive charge in the insulator) was interpreted as the result of a
modification in the structure of the SiO2 -Silicon interface. Since the same type of
atomic bonding exists across the SiO 2 -Si interface in both the MAOS and MOSY:
systems, a reduction of the surface charge should also be observed in the MAOS
system if annealing in N 2 exerted the same effect on the SiO 2 -Si interface in
the MAOS system as it did on the SiO.-Si interface in the MOS system. Therefore,
in the MAOS system the increase of surface charge indicates that a different charge
modifying mechanism was functioning predominantly, .9ow( ver, due to limited
data available, the findings can not be more conclusive at this time. More
exploratory work in this area would :)e helpful to furtner understand the charac-
teristics of Al2
 O3 over SiO2 composite film for the gate insulator of IGFET.
3 	 3.0 COMPOSITE Al 2 O3 - SiO9 FILM AS GATE. INSULATOR FOR IGFET
The first wo batches of IC199 one-bit-shift register device wafers were
completed in late March. Unfortunately, due to excessive circuit shortings and
leakages found in most of the devices, they were discarded. A third batch of
IC199 device wafer was then initiated observing rigid precautions in every step
of processing, and this batch was completed in late April. In fabricating the
third batch of the IC199, clue to the lack of 2 0-cm wafers, 14 0-cm P (100)
Si wafers were used. The fabrication procedure was the same as described in
the third quarterly report. The N +
 regions of the discrete device were formed
by open tube phosphorous diffusion at 9700C. In these two regions, the surface
concentrations of phosphorous C , are both 3.8 x 1020
 atoms/cm3 with a
-r'	 o
depth of 1.5 g . The gate insulator consisted of 500 9 of Al2 O3 over 500 9 in
situ SiO2
 grown at 1000 0C. During the device wafer fabrication, some diffi-
culties such as mask alignment, gate region etching, etc. were encountered.
Excessive undercuts often resulted from overetching which produced leaky
devices.
The set-up for do characteristic measurement is shown in Fig. 1. A
Textronic type 575 transistor curve tracer was used for tracing the I d versus V  curves.
The source of the discrete FET was always grounded while the substrate was
either grounded (zero substrate bias) or negatively biased by a constant do
voltage supply. All the FF.Ts were normally at the "on" stage when the
substrate was grounded (zero substrate bias, i.
	 Vsub	 =0)• Figure 2a
shows a typical family of I d vs V  curves obtained from a discrete FET in the
circuit where the gate voltage V
g 
was increased 0.2 V per step. Figure 2b
through 2d show the families of curves of I d vs V  of the same device but at
various substrate bias levels (V s-sub ). As expected, a larger turn-on voltage
or threshold voltage, V t , was needed to turn on the device when the substrate
was more negatively biased. Data on the trans c onductanc e taken at V G-V T =
VD sat. = 2. 1V for Vsub = 0.0 volt as shown in Table I', were calculated from the
Id
 vs Vd curves according to the following equation, using a saturation I d formula.
' Id
ym	 d)V	 V = constant	 (1)g 
In the same table, the turn-on voltages, V t , of the device at various substrate
•	 bias were also included. The turn-on voltages were obtained by extrapolatin;
the curves of channel conductance vs gate voltage to intercept the abscissa. 6
The average experimental value of the dielectric constant of pure pyrolytic
Al2 O3 film ( y-phase, deposited at 900 0C), K obtained in this laboratory is
10.0 7 . Assuming Al 2
 O3 and SiO2 films in the Al2 O3 + SiO
: composite film
(double layer) act as two independent capacitors in series, the "theoretical"
dielectric constant, K, can be calculated, using Kalo - 10.0 and KSiO2
 = 3.9. 8
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Fig. 1. (a) DC measurement set-up.
(b) Grounded-source characteristics of the IGFET.
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Fig. 2. Id -Vd curve of a discrete FET device in the IC-109
DSE•'T-2 circuit chip.
(a)
Vs-suh- 0 substrate grounded.
(b) \'	 - 5 volts.
S-SUi)
(C) Vs-suh - - 10.0 Volts.
(d) V
	 -
s-sub	
15.0 volts.
All gate voltage V
9
increases at 0.2 volt per step.
TABLE II.	 Transconductance of FET device.
Vs-sub(V)	 .0
	
— 5.0	 — 10.0	 15.0
y
m 
(µmhos)
	 550	 500	 450	 450
Vt (V)	 — 0.9	 — C.55	 — 0.14	 0.23
tiI
K thus obtained is 5.7. Using K = 5. 7, the effective electronic mobility, u
eff'
in the Al 2 O3 + SiO2
 gate FET, with substrate grounded, calculated from the
trans conductance is 518 cm 2 /v-sec. which is 38.5% of the electron mobilit.;
in intrinsic Si and is slightly smaller than the finding of Leistiko et al. 9 from
a MOST. However, the "real" experimental value of K of the composite
film of comparable thickness (500 X Al 2 O3 + 500 X SiO2 ) was found to be 5.0
from the C-V measurement of a MHOS capacitor. If this "real" K value
was then used, the 
Jeff calculated for the same FET will be 590 cm2/v-sec.
This is equivalent to a 11eff/µbulk ratio of 0. ,8 which is in agreement with
the maximum 
ueff/µbulk ratio found by Leistiko et al. in a MOST.
Direct comparison with n-channel SiO 2 gate and/or Si3 N4 * SiO2 gate
FETs of comparable geometric dimensions and gate insulator thickness is not
possible since no data of the later are available.
Device geometric dimensions and fabrication parameters affect the
Id
 - V  characteristics, hence the transconductance and charge mobility
to some extent. To further verify the results obtained (-o?n the above circuit,
12 additional experimental device wafers were processed and evaluated. The
device patterns on these test wafers have different device geometrical dimen-
sions and were previously designed by IBM Research Center (Yorktown Heights)
for its own development purpose. They were made available as a test
vehicle, for composite Al 2 O3 - SiO2
 gate insulator evaluation through
the courtesy of IBM's T. J. Watson Research Center.
The Id - V  characteristics of the fabricated devices were measured by
an autornatic testing system. The tarn-on voltage, Vt , and the normalized
trans conductance of '_ie FE'1's of two different ratios of channel width over
channel length, W/L, are shown in Table III. The turn-on voltage of the FETs,
with substrate properly biased, were the gate voltages, V, taken at Id of 30 11A,
whereas the normalized transconductance, y n , is defined as
Yn	 µeff 
(1K 
ox/tox)
	 (2)
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where µeff = effective charge mobility
K	 =
ox 	
dielectric constant of gate insulator
C o	= permitivity of free space
t	 =
ox	
thickness of gate insulator
The yn shown in Table III were calculated from the I d - V  data
of corresponding device, substrate biased at -7.Ov, according to Eq. 3,
with V  and Id chosen at
V  = 0.5v, Id = 120µA for W/L = 8 devices
and
V  = 0.5v, Id = 601 for W/L = 11 devices
Id
(3)
yn V  (Vg - Vt - Vd) W
2	 Leff
where Id	= drain current
V 	 = drain voltage
Vt	= turn-on voltage
V= gate voltage
g
W = channel width
Leff effective channel length
As can be seen in Table 11I, the transductance of present 1000 1 Al2 O3 +
SiO2 gate FETs is approximately 22%n higher than that of the comparable
SiO2 gate FETs of same gate thickness, although its turn-on voltage is
more or less the same, as compared with the SiO 2 gate FET. Using
the experimental value of 5.0 for the gate insulator, the average electron
mobility, calculated from the normalized transconductance, was 496 cm 2/
v-sec in present 1000 ^ Al2 03 + Si 02 gate FETs with substrate
-9-
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biased at -7.0 volts. This value is approximately 97% of that of a comparable
1000 X Si02
 gate FET and is approximately 0.368 of the electron mobility
in intrinsic bulk silicon.
TABLE III.	 DC characteristics of FETs on DC II-C test wafer.
VT 
(V) (1)Channel width Gate Thickness y
onne	 engt (9)	 for V
sub	 - 3V
for V
sub	 - 7V
n
11	 0.35 500 0.68-0.93 0.95- 1.25 30 - 36
8	 0.5 500 0.70-0.90 1.00- 1.25 30 - 39
11	 0.35 1000 0.910- 1.50 1.54 - 2.03
(2) 20 - 22(3)
8	 0.5 1000 0.94- 1.53 1.60- 2.00 21 - 23
Note:	 ( 1) yn = normalized transconductance = Aeff (r0 rox / tox )
(2) ^-2.0 for comparable SiO 2 gate FET
(3) 1B	 for comparable SiO2 gate FET
In summary, present r ;sults show that in an Al203 + Si02 gate FET,
the electron mobility in th ,^  channel is more or less maintained at the level of
that in a SiO2
 gate FET, whereas its transconductance is somewhat higher.
This is thought to be attributed to that the "real" dielectric constant of the
composite gate insulator is smaller than the "theoretical" value. Results of
post-deposition heat treatment (Sec. 2.0 of this report) show that a change in
the characteristics of the SiO2 -Si interface was resulted due to the presence
of Al2 03
-Si02 interface in the insulator. It is plausible to suggest that
Al2 0 , -SiO2
 interface modifies the dielectric characteristics hence the dielectric
constant of the composite film to some extent.
-10-
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4.0 CONCLUSIONS
A. It has been observed that high temperature heat treatment tends to change
the surface charge density of MAS and bIAOS structures. Present results suggest
that with suitable heat treatment, it is possible to tailor the surface charge density
of the insulating film to meet the requirements of the FET.
B. Based on the results obtained from a limited study, it is evident that the
composite film of Al 203 + S?02 may be satisfactory material for IGFET as a
gate insulator. Al203 + Si02 gate FETs fabricated in this experiment showed
higher transductance.
5.0 NEW TECHNOLOGY
After a diligent review of the work performed under this contract it is thought
that the success in building the n-channel IGFET using
.
 Al203 -SiO9 composite
(double layer) film as gate insulator is an innovation and improvement in the
development of insulator gate field effect transistors.
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